These Regulations may be cited as the Layout-Designs (Topographies) of Integrated Circuits Regulations.